The students and selection process
The CADathlon competition was open to all graduate students specializing in CAD who were currently enrolled full-time at a PhD-granting institution in any country. Each student team submitted an online application. Students provided information about their academic and course backgrounds, and described their three most challenging EDA programming experiences.
Thirty teams applied for the CADathlon, including six non-US teams from Taiwan and Brazil. Organizers ranked students based on their EDA programming experiences, giving preference to more senior students. SIGDA invited 20 teams to participate in the contest, of which 13 received full awards to cover their travel and lodging. Awards went to the most qualified students. Of the 20 teams invited, 15 accepted invitations. SIGDA also gave all participants free ICCAD registration to encourage them to attend the conference and network with the EDA community. Biographies of all participants are available on the CADathlon Web site: http://www. sigda.org/programs/cadathlon.
The problems
The CADathlon challenged students in six typical CAD topics. Industrial and academic researchers designed the problems. Table 1 lists these topics.
Organizers imposed a rigorous structure on all problem statements to benefit both the problems' designers and the contestants. Each problem consisted of an introduction, sketching the problem's practical application domain; a problem description, containing all information necessary to understanding and solving the problem; an I/O specification, providing a precise definition of the input and output formats and illustrated with an example; and additional information containing hints and advice on how to tackle the problem or how to use the supplied software. Each problem statement typically amounted to 2 to 4 pages of text, figures, and tables. The "Sample problem: Technology mapping by tree covering" sidebar gives a brief summary of a sample problem. This problem concerns one of the last steps in logic synthesis: mapping of a gate-level circuit to a library of technology-dependent cells. Several parameters typically characterize the cell library; together, these parameters define the search space for the technology mapper. The mapper's task is to convert the circuit into a functionally equivalent one, solely expressed in library cells, optimizing the design to a certain cost function in the process. A classical paper by Kurt Keutzer accompanied this problem; it set forth the theory involved and a general solution approach. Contestants were to write the code for a technology mapper that would find an area-optimal solution with respect to a prescribed library. As an extra twist, contestants first had to convert the input circuit into a normalized 2-input NAND/INV tree. Table A shows the given technology-dependent cell library. Figure A1 shows an example of an input circuit. The actual textual input to the program is
where | stands for a 2-input NAND gate and ! represents an inverter. Figure A2 shows a design with a minimum-area result of 17 units. The dashed contours indicate the bestmatching library cells. One week before the contest, the CADathlon Web site posted a research paper related to each of the given problems. Organizers encouraged students to carefully study the papers prior to the contest. Several of the students went so far as to implement the algorithm in the paper to prepare for the contest.
Sample problem: Technology mapping by tree covering
On the day of the contest, SIGDA made the problem statements available both as handouts on paper and in various electronic forms (HTML, Adobe Portable Document Format, and Postscript) on the contestants' computer system. Refer to the CADathlon Web site to view the actual problem statements.
The contest
During the contest, each team worked on a Linux workstation and used three software libraries, including GTL, a simple C++ graph template library; the CUDD (Colorado University Decision Diagram) package (in C or C++); and SystemC.
Students had the problem statements and test data samples, but they did not have the judges' full set of test data. Judges evaluated solutions on correctness, and, in the case of the system problem, on efficiency. The team that correctly solved the most problems in the given 10 hours won. Judges did not penalize incorrect solutions.
After the 10-hour programming session, students turned in their electronic solutions. Each problem designer then graded the solutions. Figure 1 illustrates the team scores for the six problems. Three of the teams did not complete any problem and thus had a zero score. Almost all teams solved the problem on analysis and circuit design, the first of the listed problems. Few teams attempted the verification and the system design problems. Only the second-place team correctly solved the timing problem.
Contest results

Each bar in
SIGDA announced the winners at ICCAD's opening session. In addition to handsome trophies, the firstplace team won $2,000, while the second-place team earned $1,000. 
First-place winners
Second-place winners
Milos Hrkic received a BS in computer science from the University of Illinois, Chicago. He is pursuing a PhD in computer science at the same university. His research interests include design automation for VLSI, particularly physical design, and timing and combinatorial optimizations. He was also an intern at the IBM Austin Research Laboratory in 2001 and 2002. Devangkumar Jariwala received a BE in electrical engineering from the Regional Engineering College, Surat, India. He is now pursuing a PhD in computer science at the University of Illinois, Chicago. His research interests include CAD for VLSI, particularly combinatorial algorithms, and routability analysis and optimizations for placement and floor planning.
The next CADathlon
SIGDA invites students to participate in this year's CADathlon, planned for 9 November 2003; visit http://www.sigda.org/programs/cadathlon for details. We invite researchers interested in contributing problems to contact the organizers.
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